Capacitance−voltage characteristics of individual germanium nanowire field effect transistors were directly measured and used to assess carrier mobility in nanowires for the first time, thereby removing uncertainties in calculated mobility due to device geometries, surface and interface states, and gate dielectric constants and thicknesses. Direct experimental evidence showed that surround-gated nanowire transistors exhibit higher capacitance and better electrostatic gate control than top-gated devices, and are the most promising structure for future high performance nanoelectronics.
Much excitement has been generated in recent years about semiconductor nanowires (NWs) for future high performance electronics. [1] [2] [3] The potential of higher carrier mobility in NWs than in bulk materials due to 1D transport are intriguing. 4 Various NWs with mobility near or higher than bulk values have been reported, including Si, Ge, and InAs. 1, 5, 6 However, a main issue concerning this topic has been the lack of direct capacitance measurements in NW field effect transistors (FETs), which precludes confirmation of the carrier mobility values as they scale as the inverse of gate capacitances. Thus far, mobility analysis for NWs has relied on capacitances derived from modeling or simulation, which could be inaccurate due to uncertainties in interface states, defects, and experimental variations causing fluctuations in the property and geometry of dielectric materials. Capacitance-voltage (C-V) measurements of planar metaloxide-semiconductor (MOS) stacks have been widely used to investigate the properties of dielectric layers and interfaces with various semiconductors. 7 Similar measurements would be invaluable to semiconductor NWs but have remained illusive thus far due to difficulties in measuring ultra-small capacitances intrinsic to nanowires (aF to fF level) over large background parasitic capacitances (pF level).
On the basis of novel measurement and device designs, we perform the first direct measurements of gate capacitances in nanowire FETs in both top-gate and surround-gate geometries for various NW channel lengths. This enables evaluation of hole mobility in Ge NWs using experimentally determined capacitance data and sheds light into the validity of simulation. The results are important to elucidating the intrinsic electrical properties of semiconductor nanowires in general with little ambiguity and devising optimal performance NW electronics.
Top-gated ( Figure 1a , with Si back-gate controlling two ∼1.5 µm long NW segments underlapping 8 the top-gate near the source and drain contacts) and self-aligned surroundgated ( Figure 1b , underlapped region ∼ 40 nm) 3 individual Ge NW FETs with ∼1.25 nm amorphous SiO x passivation layer 9 and ∼4.55 nm Al 2 O 3 high-κ dielectrics ( Figure 1c ) were fabricated on SiO 2 /Si substrates with gate lengths L g ∼ 0.7-4 µm. The diameters of the nanowires were ∼20 (measurements were performed with a capacitance bridge (Andeen-Hagerling, model 2550A, 100 mV signal) in a variable temperature cryoprobe station (Lakeshore, model FWP6). The capacitance bridge cancels any stray capacitances between the back-gate (grounded) and the S, D, and G electrodes. Direct capacitances between the G and S/D electrodes are screened by the close proximity (200 nm) of the back-gate. Further details of the bridge operation are discussed in a similar method for measuring quantum capacitance in carbon nanotubes.
1 During measurements, a grounded copper plate was positioned with a micromanipulator between the S/D and G pads (Figure 1d ) to shield interprobe capacitances. We found that this step was key to reduce the background capacitance from ∼10 fF down to the sensitivity limit of the capacitance bridge (∼30 aF), and it was essential in eliminating the remaining parasitic capacitances that were not cancelled out by the bridge circuit. We verified a stable background capacitance by measuring dummy FET structures without the presence of any nanowires.
For top-gated GeNW FETs (L g ∼ 3 µm), the underlapped segments of the NWs near the S and D were switched from electrically on to -off (by varying the Si back-gate V bg from -5 to +5 V) while the top-gated channel was turned-on by a fixed V g ) -1 V, during which the measured capacitance between S/D and G evolved (Figure 2b ) from ∼1.02 fF to a negligible background capacitance of ∼30 aF. At negative V bg , the underlapped regions of the device behave like low resistance contacts (electrically on) whereas at positive V bg , the resistance increases until the bridge does not have enough time to charge the capacitor and the measured capacitance falls to the background level. This condition is satisfied when 1/RC , the small signal frequency of the bridge (1 kHz). The ∼1.02 fF provided a direct measurement of the gate capacitance between the S/D and G for the on-state of the top-gated NW FET channel (at V g ) -1 V). We found that this condition was not satisfied unless device were cooled to 200 K, where the overall resistance increases due to the presence of Schottky S/D contacts. At low temperatures, the off-state resistance of the FETs is sufficiently high for the measured capacitance to fall to the background value. Measurements under various top-gate voltage with the underlapped segments fully turned-on by V bg ) -5 V led to gate capacitance vs top-gate (C g -V g ) curve (Figure 2c ), representing the first C-V data for semiconductor nanowires. A lower temperature (T ) 150 K) is required such that the top gate can sweep the device from on-to off-state with near zero capacitance. The on-state capacitance decreases slightly due to a limit in carrier density through the Schottky contacts at such low temperatures. Capacitance bridges operating at higher frequencies are desired and will allow for highfrequency C-V measurements of NW devices at a wider range of temperatures. This will then provide C-V data for nanowires analogous to those of planar MOS structures. We further measured the gate capacitance as a function of L g from 0.7 to 4 µm (Figure 2d ) and found a capacitance per unit length of ∼0.41 fF/µm. Interestingly, extrapolation of the C g -L g curve to L g ) 0 µm gave a nonzero capacitance of ∼310 aF. This was attributed to the fringe capacitance that originated from coupling between the metal gate electrode to the underlapped segments of the GeNW on both sides of the gate line.
Next, we carried out electrical and capacitance measurements for surround-gate GeNW FETs 3 (in Figure 1b ) fabricated using NWs with the same diameter, surface passivation, and Al 2 O 3 gate dielectric layer as for the topgated FETs (in Figure 1a) . These devices exhibit on/off ∼10 5 , S ∼ 120 mV/decade and on-state current of ∼4 µA at V d ) -1.5 V for L g ) 4 µm channel devices ( Figure 3A ). For surround-gate GeNW FETs; however, we were unable to find a suitable temperature range to measure a complete C g -V g curve due to lack of significant underlapped regions, which were found necessary to shut off the capacitance measurement. Though varying the temperature allows some tuning of the contact resistance, it was not sensitive enough to find a single temperature whereby the capacitor could be turned on and off. Instead, C g is recorded as the on-state room temperature (V g ) -1 V) capacitance measurement. We confirmed that the background capacitance in the off-state (V g ) 1 V) at low temperature was unchanged at ∼30 aF, which suggests no noticeable capacitance contribution from the close proximity of the surround-gate to the S/D contacts. C g -L g measurements (Figures 3b and 4a ) revealed that the capacitance per unit gate-length for surround-gate devices was ∼27% higher than that of top-gated GeNW FETs (0.52 vs 0.41 fF/µm), providing an experimental proof of better electrostatic control of nanowires with surrounded-gate. 4 Extrapolation of the C g -L g curve to L g ) 0 µm gave a near zero fringe capacitance, consistent with the very short underlapped segments (∼40 nm vs ∼1.5 µm in the top-gated devices) in the surround-gate FETs due to self-aligned S/D and G. 3 We extracted carrier mobility in surround-gated GeNWs by using the gate-capacitances obtained through direct experimental measurements. The mobility was calculated in the linear region by 7 We found an low-field hole mobility of 400 cm 2 /(V s) at V d ) -10 mV for the L g ) 4 µm surround-gated GeNW FET (Figure 3 ). The extracted mobility was accurate based on experimentally determined capacitance, but should be taken as a lower bound of the hole mobility in our surround-gate Ge NWs since the contacts were non-ohmic with finite Schottky barriers (evidenced by reduced thermal emission conduction at lower temperatures) 3 and that the short but finite gate underlapped NW segments introduced serial resistance into the FETs. The serial resistance was high for top-gated FETs with long underlapped regions, and was corrected for in our carrier mobility analysis. 3 
Figure 2. Electrical and C
, -0.5, and 0 V. The current increase at high V g can be attributed to band-to-band tunneling. (b) Room temperature and low-temperature capacitance data (left axis) during switching the back-gate V bg from -5 to +5 V (right axis) to turn the underlapped NW segments at the S/D from electrically on to -off state. V bg is varied as a step function from -5 to +5 V while the top-gate V g is fixed at -1 V to maintain an on-state for the transistor channel under the top-gate. On-state capacitances at room and low temperature were identical. At room temperature, the channel off-state capacitance does not approach background capacitance (near zero) since the off-state electrical resistance (∼10 MΩ) is not sufficiently high to shut off charge to the channel at the operating frequency of the bridge of 1 kHz. To reach the off-state, the channel resistance (R c ) must be high such that 1/R c C g , 1 kHz. At low temperature, the conductance of both onand off-state decreases due to a finite Schottky barrier at the contacts, and the measured off-state capacitance approaches zero with a high off-resistance of ∼10 TΩ. (c) Capacitance-voltage (C g -V g ) curve of the device at T ) 150 K. V bg is fixed at -5 V while top-gate V g is varied from -1 to +1 V. (d) C g vs channel length L g from 0.7 to 4 µm. The error bars represent the range of capacitance measurements of multiple devices of a particular gate length.
Our extracted low-field mobility of ∼400 cm 2 /(V s) was within the range of reported hole mobility of 100-770 cm 2 / (V s) in planar Ge FETs. [11] [12] [13] [14] It was also within the wide range of reported hole mobility values for GeNW FETs (20-730 cm 2 /(V s)) derived from indirect capacitance estimates based on modeling or simulation. 1, 15, 16 Our result was credible with no uncertainty in gate-capacitance. The 400 cm 2 /(V s) hole-mobility in Ge NWs was ∼2 times higher than that of Si devices, confirming the potential of GeNWs for high performance p-type FETs. However, the result was significantly below the hole mobility of ∼1900 cm 2 /(V s) in bulk Ge and that of ∼770 cm 2 /(V s) reported for Ge-crystalline Si core-shell NWs, 1 likely due to the nonoptimal amorphous SiO x surface passivation used in our devices.
Our experimental results can shed light into capacitance modeling widely used for nanowires. Transmission electron microscopy (TEM) was employed to accurately determine the thickness of the Al 2 O 3 and the SiO x interfacial layer (Figure 1c) . We determined the dielectric constant of ALD deposited Al 2 O 3 to be κ∼7.3 by fabricating planar MOS stacks on Si and performing standard C-V measurements. 3 C-V measurements were also performed on planar MOS stacks on p-type Ge wafers with the same Al 2 O 3 dielectric The intercept near zero confirms minimal underlap due to the self-aligned nature of the fabrication process. C g -V g curves could not be measured due to lack of significant underlapped regions, which were found necessary to shut off the capacitance measurement. 3 Instead, C g is recorded as the on-state room temperature (V g ) -1 V) capacitance measurement. Measurements of the off-state (V g ) 1 V) at low temperature confirm that the background capacitance is ∼30 aF and negligible compared to C g . and SiO x passivation layers 3 as in the NW FETs. We found that the SiO x /Ge interface and SiO x layer gave an effective dielectric constant of κ ∼ 1.7 for the ∼1.25 nm SiO x layer, significantly lower than the dielectric constant of κ ∼ 3.9 for SiO 2 likely resulted from a combination of SiO x /Ge interface states and SiO x porosity. 17 With these detailed characteristics, we found that 2-D electrostatic finite element simulations of top-gated GeNWs were able to reproduce experimentally measured capacitances provided void spaces were considered under the NW and gate metal (Figure 4,  parts a and b) . Existence of such voids was reasonable and caused by the NW on substrate masking the incidence of metal-atom flux during the metal gate sputter-deposition process. 18 Comparison between experiment and simulation identified a ∼10°angle of incidence for the gate-metal deposition flux (Figure 4b left panel) . Such an effect would be difficult to quantify by other means for inclusion into capacitance modeling (a ∼26% error in capacitance would be introduced without considering the void). This highlighted the importance of direct capacitance measurement for NW devices.
For surround-gated NW FETs, simulations were able to reproduce the experimentally determined gate capacitances (Figure 4a ). Importantly, this agreement came as a result of using carefully characterized geometrical and dielectric and interfacial parameters obtained by microscopy and C-V measurements on planar MOS stacks. Thus, without the capability of direct capacitance measurements for NW devices (though always preferred), one should characterize corresponding planar MOS structures and use the results to model the capacitances of NW devices with the least uncertainty in dielectric and interfacial structures and properties.
In summary, we have performed the first direct capacitance measurements for assessing carrier mobility in nanowires. Experiments confirm that surround-gate structure affords higher gate capacitance and optimal electrostatic control of NWs and presents the most promising approach to high performance NW electronics. As grown NWs (diameter ~ 20nm ± * Email: hdai@stanford.edu S2 3nm) formed a forest and were observed by cross sectional SEM to be standing out of the substrate with most NWs pointing within 30° of the plane normal. 2 The wires were in-situ annealed in 10% NH 3 in Ar followed by 1.99% SiH 4 in Ar at 400°C to afford a thin passivation layer of nitride and silicon (thickness ~1.25nm). We then deposited 4.55nm of Al 2 O 3 conformally around the GeNWs by ALD in a separate reactor at 100°C using a precursor of trimethyl aluminum (TMA). The Si interlayer was oxidized by ambient air to form SiO x when exposed to air during transferring to the ALD reactor. Due to the nearly free-standing nature of as-grown GeNWs and conformal dielectric ALD coating, our process afforded core-shell Al 2 O 3 /Ge NWs with approximate cylindrical geometry. 2 The nanowires were then sonicated off the substrate to suspend in an isopropanol solution, and flow aligned onto substrates with pre-formed S, D and G pads (as described above). We used e-beam lithography to pattern S/D contacts to the GeNW. A dilute KOH etch (0.01M in 95% H 2 O and 5% isopropanol, 4 minutes) was used to remove Al 2 O 3 surrounding the GeNW in the S/D regions prior to depositing Ti contacts (60nm thick). In a further lithography step, we formed top-gate electrodes (50nm thick Al, L g =0.7µm-4µm wide) on the GeNWs within the S/D gap with a fixed underlap of 1.5µm on either side of the top-gate. The entire sample was then annealed in forming gas at 300°C for 30 minutes to improve the contacts.
(2) Surround-gate GeNW FET Fabrication SG GeNW FETs were fabricated similarly except that an additional Al sputtering deposition step was added to form metal-dielectric-semiconductor Al(50nm)/Al 2 O 3 /Ge NWs prior to suspending the wires in solvent and flow-aligning onto a device substrate.
We formed self-aligned S/D and G electrodes for the surround-gate NW FETs using a novel strategy, affording a small gap (~40nm) between the edges of S/D contacts and the surround metal gate shell. 2 Thus, the underlapped segments in the surround-gate GeNW FETs were much shorter in length than those in the top-gated GeNW FETs (~40nm vs.
1.5µm). Gate lengths for surround-gate GeNW FETs were defined between 2µm and 4µm. we calculated that the dielectric constant of the SiO x layer and its interface with Ge was 1.7. This relatively low-κ value is not surprising considering that low temperature (400°C) CVD deposition of Si thin films can be porous 5 and that the interface states with Ge could also cause degradation of the effective dielectric constant of the oxide layer.
The measured dielectric constant of the SiO x interface layer was used for capacitance simulation of NW FETs in Figure 4 of the main text. 
